Regviz

Espressif Systems /ESP32-P4 /ISP /HIST_SEG1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as HIST_SEG1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/ISP/HIST_SEG1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0HIST_SEG_7_80HIST_SEG_6_70HIST_SEG_5_60HIST_SEG_4_5

Description

histogram bin control register 1

Fields

HIST_SEG_7_8

this field configures threshold of histogram bin 7 and bin 8
HIST_SEG_6_7

this field configures threshold of histogram bin 6 and bin 7
HIST_SEG_5_6

this field configures threshold of histogram bin 5 and bin 6
HIST_SEG_4_5

this field configures threshold of histogram bin 4 and bin 5

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data